

MEDS Module 4 Day 2

Name: Umer Faisal


1. EDA Playground Link: <https://edaplayground.com/x/gGP5>
2. Schematic Diagram:



3. Terminal Output Screenshot:

```
Log Share
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-SP1_Full64; Runtime version X-2025.06-SP1_Full64; Jul 21 17:00 2026
[PASS] AND ab=00: value=0
[PASS] OR ab=00: value=0
[PASS] XOR ab=00: value=0
[PASS] AND ab=01: value=0
[PASS] OR ab=01: value=1
[PASS] XOR ab=01: value=1
[PASS] AND ab=10: value=0
[PASS] OR ab=10: value=1
[PASS] XOR ab=10: value=1
[PASS] AND ab=11: value=1
[PASS] OR ab=11: value=1
[PASS] XOR ab=11: value=0
$finish called from file "design.sv", line 39.
$finish at simulation time 4
```

4. Waveform Screenshot:



5. Explanation: The design of the module demonstrates the functionality of an AND gate in System Verilog. The testbench has a check function, so it is a self-checking test bench. It also displays the out of OR and XOR operations.